JACoW logo

Joint Accelerator Conferences Website

The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.


DOI:10.18429/JACoW-ICALEPCS2015-WEPGF124
Title Application Using Timing System of RAON Accelerator
Authors
  • S. Lee, H. Jang, C.W. Son
    IBS, Daejeon, Republic of Korea
Abstract RAON is a particle accelerator to research the interaction between the nucleus forming a rare isotope as Korean heavy-ion accelerator. RAON accelerator consists of a number of facilities and equipments as a large-scaled experimental device operating under the distributed environment. For synchronization control between these experimental devices, timing system of the RAON uses the VME-based EVG/EVR system. In order to test the high-speed performance of the control logic with the minimized event signal delay, it is planned to establish the step motor controller testbed applying the FPGA chip. The testbed controller will be configured with Zynq 7000 series of Xilinx FPGA chip. Zynq as SoC (System on Chip) is divided into PS (Processing System) with PL (Programmable Logic). PS with the dual-core ARM cpu is performing the high-level control logic at run-time on linux operating system. PL with the low-level FPGA I/O signal interfaces with the step motor controller with the event signal received from timing system. This paper describes the content and performance evaluation obtained from the step motor control through the various synchronized event signal received from the timing system.
Funding This work is supported by the Rare Isotope Science Project funded by Ministry of Science, ICT and Future Planning(MSIP) and National Research Foundation(NRF) of Korea(Project No. 2011-0032011).
Paper download WEPGF124.PDF [0.633 MB / 4 pages]
Poster download WEPGF124_POSTER.PDF [1.695 MB]
Conference ICALEPCS2015, Melbourne, Australia
Series International Conference on Accelerator and Large Experimental Physics Control Systems (15th)
Proceedings Link to full ICALEPCS2015 Proccedings
Session Poster session
Date 21-Oct-15   17:15–18:15
Main Classification Timing and Sync
Keywords timing, controls, EPICS, FPGA, software
Publisher JACoW, Geneva, Switzerland
Editors Lou Corvetti (AS, Clayton, Australia); Kathleen Riches (SLSA, Clayton, Australia); Volker RW Schaa (GSI, Darmstadt, Germany)
ISBN 978-3-95450-148-9
Published December 2015
Copyright
Copyright © 2015 by JACoW, Geneva, Switzerland     CC-BY Creative Commons License
cc Creative Commons Attribution 3.0